{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T15:50:11Z","timestamp":1776441011031,"version":"3.51.2"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2003.1194737","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"235-240","source":"Crossref","is-referenced-by-count":9,"title":["Modeling and analysis of power distribution networks for gigabit applications"],"prefix":"10.1109","author":[{"given":"W.","family":"Beyene","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chuck Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Joong-Ho Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Swaminathan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/22.310586"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/6040.938301"},{"key":"ref10","first-page":"25","article-title":"Effects of Plating Stubs on the Electrical Performance of Wirebond PBGA packages","author":"beyene","year":"2002","journal-title":"Proc Int l Conf Advanced Packaging and Systems (ICAPS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EPEP.1993.394553"},{"key":"ref11","year":"2001","journal-title":"Agilent 8722ES Network Analyzer Operating and Programming Manual"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/22.641782"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/6040.861546"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/96.475268"},{"key":"ref2","article-title":"Interconnect Design and Modeling of a 3.2 Gb\/s\/pair Bi-Directional Memory System","author":"beyene","year":"2002","journal-title":"Proc DesignCon 2002 High Performance System Design Conf"},{"key":"ref9","article-title":"Generation of Passive Macro-models for Simulation of Distributed Interconnect Networks","author":"min","year":"0","journal-title":"To be presented at the EMC Symposium"},{"key":"ref1","article-title":"Rambus rolls out Yellowstone","author":"glaskowsky","year":"2002","journal-title":"Microprocessor Report"}],"event":{"name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","location":"San Jose, CA, USA","acronym":"ISQED-03"},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194737.pdf?arnumber=1194737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:14:44Z","timestamp":1489425284000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194737","relation":{},"subject":[]}}