{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,13]],"date-time":"2025-04-13T04:55:05Z","timestamp":1744520105981},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/isqed.2003.1194752","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"319-324","source":"Crossref","is-referenced-by-count":3,"title":["Parameterized macrocells with accurate delay models for core-based designs"],"prefix":"10.1109","author":[{"given":"M.M.","family":"Mansour","sequence":"first","affiliation":[]},{"given":"A.","family":"Mehrotra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Principles of CMOS VLSI Design A Systems Perspective","year":"1994","author":"weste","key":"ref4"},{"journal-title":"Design Framework II Virtuoso Parameterized Cell Reference Release IC 4 4 5","year":"1999","key":"ref3"},{"journal-title":"Layout generation for deep submicron CMOS circuits","year":"2002","author":"mansour","key":"ref10"},{"key":"ref6","article-title":"High-throughput memory efficient decoder architectures for LDPC codes","author":"mansour","year":"2002","journal-title":"IEEE Transactions on VLSI Systems"},{"journal-title":"CMOS Circuit Design Layout and Simulation","year":"1997","author":"baker","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2003.1183354"},{"key":"ref7","first-page":"284","article-title":"Low-power VLSI decoder architectures for LDPC codes","author":"mansour","year":"2002","journal-title":"ISLPED 2002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5037-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010652"},{"journal-title":"Surviving the SOC Revolution a Guide to Platform-Based Design","year":"1999","author":"chang","key":"ref1"}],"event":{"name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","start":{"date-parts":[[2003,3,24]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2003,3,26]]}},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194752.pdf?arnumber=1194752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T07:18:38Z","timestamp":1580800718000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1194752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194752","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}