{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:18:27Z","timestamp":1725509907005},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2003.1194753","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"327-332","source":"Crossref","is-referenced-by-count":1,"title":["Clock scheduling for power supply noise suppression using genetic algorithm with selective gene therapy"],"prefix":"10.1109","author":[{"family":"Wai-Ching Douglas Lam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Cheng-Kok Koh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chung-Wen Albert Tsao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896518"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227771"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896505"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569827"},{"key":"ref14","first-page":"265","article-title":"Clockskew optimization for peak current reduction","author":"vuillod","year":"1996","journal-title":"Proc Int'l Symp on Low Power Electronics and Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369737"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996772"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.408825"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643366"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279401"},{"key":"ref7","first-page":"289","article-title":"A specified delay accomplishing clock router using multiple layers","author":"seki","year":"1994","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"ref2","first-page":"539","author":"cormen","year":"1990","journal-title":"Introduction to Algorithms"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270336"}],"event":{"name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","acronym":"ISQED-03","location":"San Jose, CA, USA"},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194753.pdf?arnumber=1194753","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:18:18Z","timestamp":1489425498000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194753\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194753","relation":{},"subject":[]}}