{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T18:46:32Z","timestamp":1769021192534,"version":"3.49.0"},"reference-count":23,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2003.1194759","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"363-368","source":"Crossref","is-referenced-by-count":1,"title":["Electrostatic discharge implantation to improve machine-model ESD robustness of stacked NMOS in mixed I\/O interface circuits"],"prefix":"10.1109","author":[{"family":"Ming-Dou Ker","sequence":"first","affiliation":[]},{"family":"Hsin-Chyh Hsu","sequence":"additional","affiliation":[]},{"family":"Jeng-Jie Peng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1998.737036"},{"key":"ref11","author":"lee","year":"1997","journal-title":"Method for fabricating an electrostatic discharge protection circuit"},{"key":"ref12","author":"hsue","year":"1996","journal-title":"ESD Protection Improvement"},{"key":"ref13","author":"yang","year":"2000","journal-title":"Electrostatic discharge protection circuit employing MOSFETs having double ESD implantations"},{"key":"ref14","first-page":"85","article-title":"ESD implantations in $0.18- \\mu {\\rm m}$ salicided CMOS technology for on-chip ESD protection with layout consideration","author":"ker","year":"2001","journal-title":"Proc IEEE Int Physical Failure Analysis Integrated Circuits Symp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.391124"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.799855"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1999.818992"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1998.737022"},{"key":"ref19","first-page":"308","article-title":"Engineering the cascoded NMOS output buffer for maximum Vt 1","author":"miller","year":"2000","journal-title":"Proc of EOS\/ESD Symp"},{"key":"ref4","year":"1998","journal-title":"For Electrostatic Discharge Sensitivity Testing - Human Body Model (HBM) - Component Level"},{"key":"ref3","year":"1991","journal-title":"Electrostatic discharge sensitivity classification"},{"key":"ref6","year":"1999","journal-title":"Electrostatic Discharge Sensitivity Testing Machine Model Component Level"},{"key":"ref5","year":"1997","journal-title":"Electrostatic discharge (ESD) sensitivity testing machine model (MM)"},{"key":"ref8","year":"1999","journal-title":"Electrostatic Discharge Sensitivity Testing&#x2014 Charged Device Model (CDM)&#x2013 Component Level"},{"key":"ref7","year":"2000","journal-title":"Field-Induced Charged-Device Model Test Method for Electrostatic Discharge Withstand Thresholds of Microelectronic Components"},{"key":"ref2","article-title":"Electrostatic discharge (ESD) sensitivity testing human body model","year":"2000","journal-title":"JEDEC"},{"key":"ref1","first-page":"1011","article-title":"ESD test methods on integrated circuits: an overview","volume":"2","author":"ker","year":"2001","journal-title":"Proc IEEE Int Can! on Electronics Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.1995.478282"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/7298.995833"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/EOSESD.2000.890034"},{"key":"ref21","first-page":"85","article-title":"TLP calibration, correction, standards, and new techniques","author":"barth","year":"2000","journal-title":"Proc of EOS\/ESD Symp"},{"key":"ref23","first-page":"260","article-title":"The application of transmission-line-pulsing technique on electrostatic discharge protection devices","author":"chen","year":"1999","journal-title":"Proc Taiwan EMC Conf"}],"event":{"name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","location":"San Jose, CA, USA","acronym":"ISQED-03"},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194759.pdf?arnumber=1194759","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:24:55Z","timestamp":1489440295000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194759\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194759","relation":{},"subject":[]}}