{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:12:02Z","timestamp":1725700322198},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2003.1194765","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"395-400","source":"Crossref","is-referenced-by-count":1,"title":["Design and measurement of an inductance-oscillator for analyzing inductance impact on on-chip interconnect delay"],"prefix":"10.1109","author":[{"given":"T.","family":"Sato","sequence":"first","affiliation":[]},{"given":"H.","family":"Masuda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1004576"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/22.310584"},{"key":"ref12","first-page":"566","article-title":"Layout techniques for minimizing on-chip interconnect self inductance","author":"massoud","year":"1998","journal-title":"Proc ACM\/IEEE Design Automation Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896506"},{"key":"ref4","first-page":"237","article-title":"R(f)L(f)C coupled noise evaluation of an S\/390 microprocessor chip chip-on-chip modules","author":"smith","year":"2001","journal-title":"Proc Custom Integrated Circuits Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855278"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378506"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.920582"},{"key":"ref8","first-page":"2b-2","article-title":"Accurate prediction of the impact of on-chip inductance on interconnect delay using electrical and physical parameters","author":"sato","year":"2003","journal-title":"Proc ASP-DAC"},{"key":"ref7","first-page":"19","article-title":"Loop-based modeling and optimization approach for multi-GHz clock network design","author":"huang","year":"2002","journal-title":"Proc Custom Integrated Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378500"},{"journal-title":"Edition and 2000 update","article-title":"International technology roadmap for semiconductors","year":"1999","key":"ref1"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"921","DOI":"10.1145\/309847.310099","article-title":"On-chip inductance issues in multiconductor systems","author":"morton","year":"1999","journal-title":"Proc ACM\/IEEE Design Automation Conf"}],"event":{"name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","acronym":"ISQED-03","location":"San Jose, CA, USA"},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194765.pdf?arnumber=1194765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,12]],"date-time":"2024-01-12T19:11:24Z","timestamp":1705086684000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194765","relation":{},"subject":[]}}