{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:30:47Z","timestamp":1774801847628,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2003.1194767","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"405-409","source":"Crossref","is-referenced-by-count":8,"title":["Impact of interconnect pattern density information on a 90 nm technology ASIC design flow"],"prefix":"10.1109","author":[{"given":"P.","family":"Zarkesh-Ha","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Lakshminarayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Doniger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Loh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Wright","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"767","article-title":"Modeling the effects of manufacturing variations on highspeed microprocessor interconnect performance","author":"mehrotra","year":"1998","journal-title":"Proceedings of IEDM"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/92.645062"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300073"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2002.1014900"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"580","DOI":"10.1109\/16.661219","article-title":"a stochastic wire-length distribution for gigascale integration (gsi). i. derivation and validation","volume":"45","author":"davis","year":"1998","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref5","first-page":"172","article-title":"A methodology for modeling the effects of systematic process variations on circuit performance","author":"mehrotra","year":"2000","journal-title":"Proceedings of DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2000.854338"},{"key":"ref7","first-page":"51","article-title":"Pattern dependence study of copper planarization using linear polisher for $0.13\\mu {\\rm m}$ applications","author":"shih","year":"2001","journal-title":"Proceedings of IITC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746355"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/55.735762"},{"key":"ref1","first-page":"451","article-title":"Design for variability in DSM technologies","author":"nassif","year":"2000","journal-title":"Proc IEEE ISQED"}],"event":{"name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","location":"San Jose, CA, USA","acronym":"ISQED-03"},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194767.pdf?arnumber=1194767","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:25:41Z","timestamp":1497572741000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194767\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194767","relation":{},"subject":[]}}