{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,16]],"date-time":"2025-04-16T05:35:34Z","timestamp":1744781734520},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2003.1194772","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"438-441","source":"Crossref","is-referenced-by-count":16,"title":["On structural vs. functional testing for delay faults"],"prefix":"10.1109","author":[{"given":"A.","family":"Krstic","sequence":"first","affiliation":[]},{"family":"Jing-Jia Liou","sequence":"additional","affiliation":[]},{"family":"Kwang-Ting Cheng","sequence":"additional","affiliation":[]},{"given":"L.-C.","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Test Program Synthesis for Path Delay Faults in Microprocessor Cores","author":"lai","year":"2000","journal-title":"ITC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BF00993320"},{"key":"ref12","article-title":"Path Selection for Delay Testing of Deep Sub-Micron Devices Using Statistical Performance Sensitivity Analysis","author":"liou","year":"2000","journal-title":"VTS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368817"},{"journal-title":"VHDL Analysis and Modeling of Digital Systems","year":"1997","author":"navabi","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527892"},{"key":"ref17","article-title":"Skewed-Load Transition Test: Part II, Coverage","author":"savir","year":"1992","journal-title":"ITC"},{"journal-title":"On Broad-Side Delay Testing","year":"1994","author":"savir","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519696"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.238614"},{"journal-title":"Testable Path Delay Fault Cover for Sequential Circuits","year":"1996","author":"krsti?","key":"ref6"},{"key":"ref5","article-title":"VHDL - Modeling and Synthesis of the DLXS RISC Processor","author":"gumm","year":"1995","journal-title":"VLSI Design Course Notes"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/514009.514010"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639716"},{"key":"ref9","article-title":"On Testing the Path Delay Faults of a Microporcessor Using its Instruction Set","author":"lai","year":"2000","journal-title":"VTS"}],"event":{"name":"ISQED 2003: 4th International Symposium on Quality Electronic Design","acronym":"ISQED-03","location":"San Jose, CA, USA"},"container-title":["Fourth International Symposium on Quality Electronic Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8500\/26872\/01194772.pdf?arnumber=1194772","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:25:40Z","timestamp":1497572740000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1194772\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isqed.2003.1194772","relation":{},"subject":[]}}