{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:20:06Z","timestamp":1725528006164},"reference-count":0,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283637","type":"proceedings-article","created":{"date-parts":[[2005,4,12]],"date-time":"2005-04-12T14:25:04Z","timestamp":1113315904000},"page":"xxi-xxi","source":"Crossref","is-referenced-by-count":0,"title":["Interconnect modeling"],"prefix":"10.1109","author":[{"given":"J.","family":"Davis","sequence":"first","affiliation":[]}],"member":"263","event":{"acronym":"ISQED-04","name":"5th International Symposium on Quality Electronic Design","location":"San Jose, CA, USA"},"container-title":["International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283637.pdf?arnumber=1283637","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T02:47:02Z","timestamp":1489459622000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283637\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283637","relation":{},"subject":[]}}