{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:02:01Z","timestamp":1759147321295},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283652","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"69-74","source":"Crossref","is-referenced-by-count":3,"title":["Leveraging delay slack in flip-flop and buffer insertion for power reduction"],"prefix":"10.1109","author":[{"given":"L.","family":"Simonson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"King Ho Tam","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Akkiraju","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Mohan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Lei He","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393400"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015029"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1109\/ICCD.2003.1240906","article-title":"Spec based flip-flop and buffer insertion","author":"akkiraju","year":"2003","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480004"},{"key":"6","article-title":"Full-chip interconnect power estimation and simulation considering concurrent repeater and flip-flip insertion","author":"he","year":"2003","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"5","article-title":"Simultaneous insertion of repeaters and flip-flops in high performance vlsi circuits","author":"cocchini","year":"2002","journal-title":"Proc Int Conf on Computer Aided Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"}],"event":{"name":"5th International Symposium on Quality Electronic Design","acronym":"ISQED-04","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283652.pdf?arnumber=1283652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:52:36Z","timestamp":1497595956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283652\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283652","relation":{},"subject":[]}}