{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:55:38Z","timestamp":1725404138113},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283655","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"86-91","source":"Crossref","is-referenced-by-count":1,"title":["Design for testability of FPGA blocks"],"prefix":"10.1109","author":[{"given":"S.","family":"McCracken","sequence":"first","affiliation":[]},{"given":"Z.","family":"Zilic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"micheli","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"18","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3572-0","author":"brown","year":"1992","journal-title":"Field-Programmable Gate Arrays"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"15"},{"journal-title":"A direct determination of the irredundant forms of a Boolean function from the set of prime implicants","year":"1956","author":"petrick","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503052"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503069"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/12.364534"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/54.655182"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896517"},{"journal-title":"ORCA Series 3C and 3T Field-programmable Gate Arrays","year":"2002","key":"20"},{"journal-title":"The Programmable Logic Data Book 2000","year":"0","key":"2"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-signal Circuits","year":"2001","author":"bushnell","key":"1"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1201\/9781439821916","author":"menezes","year":"1996","journal-title":"Handbook of Applied Cryptography"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966718"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741626"},{"key":"5","first-page":"795","article-title":"Novel technique for built-in self-test of FPGA interconnects","author":"sun","year":"2000","journal-title":"Proceedings of The International Test Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743180"},{"journal-title":"Jbits Documentation","year":"1999","key":"9"},{"key":"8","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/FPGA.1996.242436","article-title":"diagnosing programmable interconnect systems for fpgas","author":"lombardi","year":"1996","journal-title":"Fourth International ACM Symposium on Field-Programmable Gate Arrays"}],"event":{"name":"5th International Symposium on Quality Electronic Design","acronym":"ISQED-04","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283655.pdf?arnumber=1283655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:52:36Z","timestamp":1497595956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283655","relation":{},"subject":[]}}