{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,4]],"date-time":"2025-07-04T21:01:02Z","timestamp":1751662862347,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283659","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"110-115","source":"Crossref","is-referenced-by-count":7,"title":["Automated formal verification of scheduling process using finite state machines with datapath (FSMD)"],"prefix":"10.1109","author":[{"family":"Youngsik Kim","sequence":"first","affiliation":[]},{"given":"S.","family":"Kopuri","sequence":"additional","affiliation":[]},{"given":"N.","family":"Mansouri","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761097"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.894157"},{"key":"10","article-title":"Validation of synthesized register-transfer level designs using simulation and formal verification","author":"narasimhan","year":"1996","journal-title":"Proc High Level Design Validation and Test Workshop"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144317"},{"journal-title":"Introduction to Formal Hardware Verification","year":"1998","author":"kropf","key":"7"},{"journal-title":"Switching and Finite Automata Theory","year":"1978","author":"kohavi","key":"6"},{"key":"5","article-title":"Why higher-order logic is a good formalism for specifying and verifying hardware","volume":"77","author":"gordon","year":"1985","journal-title":"Technical Report"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/54.329454"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1023\/A:1008777509016","article-title":"Automated correctness condition generation for formal verification of synthesized RTL designs","author":"mansouri","year":"2000","journal-title":"Formal Methods in System Design"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246312"},{"journal-title":"PVS Language Reference","year":"1999","author":"owre","key":"11"}],"event":{"name":"5th International Symposium on Quality Electronic Design","acronym":"ISQED-04","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283659.pdf?arnumber=1283659","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:52:36Z","timestamp":1497595956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283659\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283659","relation":{},"subject":[]}}