{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:50:45Z","timestamp":1725706245033},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283664","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"137-142","source":"Crossref","is-referenced-by-count":1,"title":["A variable reduction technique for the analysis of ultra large-scale power distribution networks"],"prefix":"10.1109","author":[{"family":"Jong-Eun Koo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kyung-Ho Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Young-Hoe Cheon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Joon-Ho Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Moon-Hyun Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jeong-Taek Kong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"744","article-title":"Full-chip verification methods for DSM power distribution Systems","author":"steele","year":"1988","journal-title":"Proceedings of Design Automation Conference"},{"key":"2","first-page":"738","article-title":"Design and cnalysis of power distribution networks with accurate RLC models","author":"chaudhry","year":"1988","journal-title":"Proceedings of Design Automation Conference"},{"journal-title":"Numerical Recipes in C","year":"0","author":"press","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/96.704931"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379023"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857470"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855294"},{"key":"4","first-page":"179","article-title":"Model and analysis for combined package and on-chip power grid simulation","author":"panda","year":"2000","journal-title":"International Symposium on Low Power Electronics and Design"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810649"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643366"},{"journal-title":"Linear Algebra and its Applications","year":"1988","author":"strang","key":"11"}],"event":{"name":"5th International Symposium on Quality Electronic Design","acronym":"ISQED-04","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283664.pdf?arnumber=1283664","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:50:37Z","timestamp":1489445437000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283664\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283664","relation":{},"subject":[]}}