{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T17:40:06Z","timestamp":1743010806237,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283675","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"211-216","source":"Crossref","is-referenced-by-count":1,"title":["Test application time reduction for scan circuits using limited scan operations"],"prefix":"10.1109","author":[{"family":"Yonsang Cho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Pomeranz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.M.","family":"Reddy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1004314"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183159"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741614"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893643"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.856980"},{"key":"2","doi-asserted-by":"crossref","first-page":"1370","DOI":"10.1109\/43.469663","article-title":"Test set compaction for combinational circuits","volume":"14","author":"chang","year":"1995","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.476580"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528007"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279407"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519698"},{"key":"5","doi-asserted-by":"crossref","first-page":"1128","DOI":"10.1109\/43.406714","article-title":"Test application time reduction for sequential circuits with scan","volume":"14","author":"lee","year":"1995","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1992.232724"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386427"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470601"}],"event":{"name":"5th International Symposium on Quality Electronic Design","acronym":"ISQED-04","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283675.pdf?arnumber=1283675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:52:36Z","timestamp":1497595956000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283675","relation":{},"subject":[]}}