{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:44:06Z","timestamp":1742798646661,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283688","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"291-296","source":"Crossref","is-referenced-by-count":26,"title":["An overview of substrate noise reduction techniques"],"prefix":"10.1109","author":[{"given":"S.","family":"Ardalan","sequence":"first","affiliation":[]},{"given":"M.","family":"Sachdev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.1995.487613"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.1995.493892"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1049\/el:19950505"},{"journal-title":"Substrate Noise Analysis and Optimization for IC Design","year":"2001","author":"charbon","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3013-5"},{"key":"13","article-title":"Reduction of switching noise in digital CMOS circuits by pin swapping of library cells","author":"parra","year":"2001","journal-title":"Proc of International Workshop-Power and Timing Modeling Optimization and Simulation (PATMOS)"},{"key":"14","doi-asserted-by":"crossref","first-page":"1381395","DOI":"10.1109\/JSSC.2002.803938","article-title":"Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with synchronous digital circuits","volume":"37","author":"badaroglu","year":"2002","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.910494"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991127"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/101.232788"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/81.244904"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/82.749085"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839759"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/81.809554"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.777856"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1049\/el:19960680"},{"key":"4","doi-asserted-by":"crossref","first-page":"301","DOI":"10.1109\/92.609873","article-title":"CMOS current steering logic for low-voltage mixed-signal integrated circuits","volume":"5","author":"ng","year":"1997","journal-title":"IEEE Trans on VLSI Systems"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2001.922346"},{"key":"8","doi-asserted-by":"crossref","first-page":"812","DOI":"10.1109\/PROC.1981.12075","article-title":"devices and circuits for bipolar (v)lsi","volume":"69","author":"lohstroh","year":"1981","journal-title":"Proceedings of the IEEE"}],"event":{"name":"5th International Symposium on Quality Electronic Design","acronym":"ISQED-04","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283688.pdf?arnumber=1283688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T02:52:37Z","timestamp":1497581557000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283688\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283688","relation":{},"subject":[]}}