{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:38:53Z","timestamp":1729654733143,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283691","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"309-314","source":"Crossref","is-referenced-by-count":2,"title":["Estimating phase-locked loop jitter due to substrate coupling: a cyclostationary approach"],"prefix":"10.1109","author":[{"given":"H.H.Y.","family":"Chan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Z.","family":"Zilic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","article-title":"SIS: A system for sequential circuit synthesis","volume":"ucb erl m92 41","author":"sentovich","year":"1992","journal-title":"Electronics Research Laboratory Memorandum No UCB\/ERL M92\/41"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1996.507764"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.658619"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/22.20024"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010474"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.881199"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1994.409188"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.476576"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2001.957489"},{"volume":"2","journal-title":"HSpice User's Manual Vol 2 - Elements and Models","year":"1992","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144262"},{"key":"9","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/ISCAS.1994.409189","article-title":"PLL\/DLL system noise analysis for low jitter clock synthesizer design","volume":"4","author":"kim","year":"1994","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3013-5"}],"event":{"name":"5th International Symposium on Quality Electronic Design","acronym":"ISQED-04","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283691.pdf?arnumber=1283691","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T22:27:02Z","timestamp":1585780022000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283691\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283691","relation":{},"subject":[]}}