{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T21:36:36Z","timestamp":1768685796903,"version":"3.49.0"},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283698","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"343-348","source":"Crossref","is-referenced-by-count":30,"title":["A scalable communication-centric SoC interconnect architecture"],"prefix":"10.1109","author":[{"given":"C.","family":"Grecu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.P.","family":"Pande","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Ivanov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Saleh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","year":"0","journal-title":"Design and Reuse Website"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2003.1213053"},{"key":"18","doi-asserted-by":"crossref","DOI":"10.1117\/12.498809","article-title":"A switch-based interconnect for future systems on chip","author":"pande","year":"2003","journal-title":"Proceedings of VLSI Circuits and Systems (EMT 102)"},{"key":"15","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/DATE.2000.840047","article-title":"A generic architecture for on-chip packet-switched interconnections","author":"guerrier","year":"0","journal-title":"Proc Design Automation Test Eur Conf Exhibition 2000"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206235"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994599"},{"key":"11","year":"0"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"21","author":"hodges","year":"2003","journal-title":"Analysis and Design of Digital Integrated Circuits Third Edition"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/16.992868"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775943"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"1","year":"0","journal-title":"ITRS 2002 Documents"},{"key":"10","year":"0","journal-title":"Open Cores Protocol"},{"key":"7","year":"0"},{"key":"6","year":"0","journal-title":"AMBA Bus Specification"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115369"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/5.920579"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379046"},{"key":"8","year":"0","journal-title":"CoreConnect Specification"}],"event":{"name":"5th International Symposium on Quality Electronic Design","location":"San Jose, CA, USA","acronym":"ISQED-04"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283698.pdf?arnumber=1283698","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:52:37Z","timestamp":1497595957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283698\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283698","relation":{},"subject":[]}}