{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:51:56Z","timestamp":1725706316637},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283706","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"395-400","source":"Crossref","is-referenced-by-count":6,"title":["A versatile high speed bit error rate testing scheme"],"prefix":"10.1109","author":[{"family":"Yongquan Fan","sequence":"first","affiliation":[]},{"given":"Z.","family":"Zeljko","sequence":"additional","affiliation":[]},{"family":"Man Wah Chiang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"8B10B Encoder\/Decoder MegaCore Function User Guide","year":"2002","key":"15"},{"journal-title":"The art of computer programming","year":"1998","author":"knuth","key":"16"},{"journal-title":"Introduction to Quartus II Manual","year":"2003","key":"13"},{"journal-title":"Mercury Gigabit Transceiver MegaCore Function User Guide","year":"2002","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1982.12406"},{"journal-title":"Mercury Programmable Logic Device Family Data Sheet","year":"2003","key":"12"},{"journal-title":"Agilent 81200 Data Generator\/Analyzer User Guide Revision 3","year":"2002","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.1998.676677"},{"journal-title":"The International Technology Roadmap for Semiconductors 2001 Edition","year":"0","key":"1"},{"key":"10","doi-asserted-by":"crossref","first-page":"349","DOI":"10.1109\/DAC.2002.1012648","article-title":"A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator","author":"chen","year":"2002","journal-title":"proceedings of 39th Design Automation Conference"},{"journal-title":"Design and implementation of an FPGA-based adaptive filter single-use receiver","year":"1999","author":"atiniramit","key":"7"},{"journal-title":"Test Solutions for Digital Networks","year":"1998","author":"kiefer","key":"6"},{"journal-title":"Digital Communications","year":"2001","author":"proakis","key":"5"},{"journal-title":"48 Gb\/s BER Test System Datasheet","year":"2002","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1016\/0196-8858(86)90028-X"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/PACRIM.2001.953647"}],"event":{"name":"5th International Symposium on Quality Electronic Design","acronym":"ISQED-04","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283706.pdf?arnumber=1283706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T02:52:37Z","timestamp":1497581557000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283706","relation":{},"subject":[]}}