{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:08:14Z","timestamp":1759147694607},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283708","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"409-414","source":"Crossref","is-referenced-by-count":7,"title":["Power supply optimization in sub-130 nm leakage dominant technologies"],"prefix":"10.1109","author":[{"given":"M.L.","family":"Mui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Banerjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Mehrotra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"1981","author":"sze","journal-title":"Physics of Semiconductor Devices","key":"19"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/5.929647"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/JSSC.1984.1052168"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/TCAD.2002.800459"},{"year":"1999","journal-title":"International Technology Roadmap for Semiconductors (ITRS)","key":"16"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/IEDM.2003.1269421"},{"year":"1990","author":"bakoglu","journal-title":"Circuits Interconnections and Packaging for VLSI","key":"14"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/43.766723"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1145\/383082.383135"},{"year":"2003","author":"rabaey","journal-title":"Digital Integrated Circuits A Design Perspective","key":"3"},{"year":"1984","author":"muller","journal-title":"Device Electronics for Integrated Circuits","key":"20"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/TED.2002.804706"},{"key":"1","article-title":"Effectiveness and scaling trends of leakage control techniques for sub-100nm CMOS technologies","author":"chatterjee","year":"2003","journal-title":"Int Symp Low Power Electron Des"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/9780470544365"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ICVD.1999.745193"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/ICCAD.2002.1167511"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/JPROC.2002.808156"},{"year":"1998","author":"taur","journal-title":"Fundamentals of Modern VLSI Devices","key":"4"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1109\/ICCD.2000.878290"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1007\/978-1-4615-2325-3"}],"event":{"acronym":"ISQED-04","name":"5th International Symposium on Quality Electronic Design","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283708.pdf?arnumber=1283708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T23:16:30Z","timestamp":1489446990000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283708\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283708","relation":{},"subject":[]}}