{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,3]],"date-time":"2025-12-03T17:27:23Z","timestamp":1764782843781},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283709","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"415-420","source":"Crossref","is-referenced-by-count":13,"title":["Leakage control techniques for designing robust, low power wide-OR domino logic for sub-130nm CMOS technologies"],"prefix":"10.1109","author":[{"given":"B.","family":"Chatterjee","sequence":"first","affiliation":[]},{"given":"M.","family":"Sachdev","sequence":"additional","affiliation":[]},{"given":"R.","family":"Krishnamurthy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/4.848210"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871538"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015121"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106787"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/4.997856"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1997.623699"},{"journal-title":"BSIM3 100nm and 70nm Predictive Technology Process Files","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/5.371970"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/9780470544365"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878290"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745193"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313908"},{"key":"9","first-page":"158","article-title":"Noise constrained power optimization for dual VT domino logic","author":"jung","year":"2001","journal-title":"Proceedings of the International Symposium on Circuits and Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IMNC.2001.984030"}],"event":{"name":"5th International Symposium on Quality Electronic Design","acronym":"ISQED-04","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283709.pdf?arnumber=1283709","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T02:36:40Z","timestamp":1489459000000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283709\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283709","relation":{},"subject":[]}}