{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:46Z","timestamp":1759147426627,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283710","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"421-424","source":"Crossref","is-referenced-by-count":15,"title":["Low power and high performance circuit techniques for high fan-in dynamic gates"],"prefix":"10.1109","author":[{"family":"Ge Yang","sequence":"first","affiliation":[]},{"family":"Zhongda Wang","sequence":"additional","affiliation":[]},{"family":"Sung-Mo Kang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1997.623699"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.863622"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.997857"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051786"},{"key":"7","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/LPE.2000.155270","article-title":"high-speed dynamic logic styles for scaled-down cmos and mtcmos technologies","author":"allam","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/92.994977"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934181"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913321"},{"key":"9","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/VLSIC.2001.934184","article-title":"A conditional keeper technique for sub-0.13? wide dynamic gates","author":"alvandpour","year":"2001","journal-title":"2001 Symp VLSI Circuits"},{"key":"8","first-page":"154","article-title":"Skew-tolerant high-speed (STHS) domino logic","volume":"4","author":"jung","year":"2001","journal-title":"The 2001 IEEE International Symposium on Circuits and Systems"}],"event":{"name":"5th International Symposium on Quality Electronic Design","acronym":"ISQED-04","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283710.pdf?arnumber=1283710","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:52:37Z","timestamp":1497595957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283710\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283710","relation":{},"subject":[]}}