{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T06:59:41Z","timestamp":1771657181995,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283715","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T20:18:03Z","timestamp":1083874683000},"page":"453-458","source":"Crossref","is-referenced-by-count":8,"title":["Post silicon power\/performance optimization in the presence of process variations using individual well adaptive body biasing (IWABB)"],"prefix":"10.1109","author":[{"given":"J.","family":"Gregg","sequence":"first","affiliation":[]},{"given":"T.W.","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.1995.524654"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146711"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810053"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839819"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1999.761584"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817120"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.799853"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167611"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488555"},{"key":"5","article-title":"Using individual well adaptive body biasing (IWABB) to improve manufacturing yields in the presence of within die variations","author":"gregg","year":"2004","journal-title":"IEEE Internation Symposium on Circuits and Systems"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/16.974710"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/4.982427"},{"key":"8","first-page":"48","article-title":"A delay distribution squeezing scheme with speed-adaptive threshold-voltage CMOS (SA-Vt CMOS) for low voltage LSls","author":"miyazaki","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"}],"event":{"name":"5th International Symposium on Quality Electronic Design","location":"San Jose, CA, USA","acronym":"ISQED-04"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283715.pdf?arnumber=1283715","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T03:32:44Z","timestamp":1489462364000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283715\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283715","relation":{},"subject":[]}}