{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:34:06Z","timestamp":1725575646029},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/isqed.2004.1283728","type":"proceedings-article","created":{"date-parts":[[2004,5,6]],"date-time":"2004-05-06T16:18:03Z","timestamp":1083860283000},"page":"534-539","source":"Crossref","is-referenced-by-count":15,"title":["An asymmetric SRAM cell to lower gate leakage"],"prefix":"10.1109","author":[{"given":"N.","family":"Azizi","sequence":"first","affiliation":[]},{"given":"F.N.","family":"Najm","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/PACT.2001.953288"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/TED.2002.1003727"},{"key":"18","first-page":"90","article-title":"Limits of gate oxide scaling in nano-transistors","author":"yu","year":"2000","journal-title":"Symposium on VLSI Technology"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/16.848282"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/16.853042"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/55.568766"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/JSSC.1987.1052809"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/HPCA.2001.903259"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/IEDM.2000.904300"},{"key":"3","first-page":"58","article-title":"Overcoming timing, power bottlenecks","author":"abraham","year":"2003","journal-title":"EE Times"},{"year":"0","key":"2"},{"year":"0","journal-title":"2002 Inter Technology Roadmap for Semiconductors","key":"1"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/16.817581"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/ISCA.2001.937453"},{"key":"6","first-page":"15","article-title":"dual-v\/sub t\/ sram cells with full-swing single-ended bit line sensing for high-performance on-chip cache in 0.13 \/spl mu\/m technology generation","author":"hamzaoglu","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1145\/566408.566422"},{"year":"2002","author":"azizi","journal-title":"Asymmetric-cell Caches Exploiting Bit Value Biases to Reduce Leakage Powerin Deep-submicron High-performance Caches","key":"4"},{"key":"9","first-page":"287","article-title":"Simultaneious subthreshold and gate-oxide tunneling leakage current analysis in nanometer CMOS design","author":"lee","year":"2003","journal-title":"ISQED"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/TEST.1997.639607"}],"event":{"acronym":"ISQED-04","name":"5th International Symposium on Quality Electronic Design","location":"San Jose, CA, USA"},"container-title":["SCS 2003. International Symposium on Signals, Circuits and Systems. Proceedings (Cat. No.03EX720)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9029\/28654\/01283728.pdf?arnumber=1283728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:44:25Z","timestamp":1489441465000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1283728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2004.1283728","relation":{},"subject":[]}}