{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:00:52Z","timestamp":1725418852922},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479695","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T14:55:10Z","timestamp":1207148110000},"page":"43-46","source":"Crossref","is-referenced-by-count":1,"title":["Process Variation Aware Bus-Coding Scheme for Delay Minimization in VLSI Interconnects"],"prefix":"10.1109","author":[{"given":"Chittarsu","family":"Raghunandan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.S.","family":"Sainarayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.B.","family":"Srinivas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"13"},{"year":"0","key":"11"},{"key":"12","first-page":"68","article-title":"miller factor for gate-level coupling delay calculation","author":"chen","year":"2000","journal-title":"Proceedings of ICCAD'00"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/66.728552"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996695"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"10","first-page":"98","article-title":"models of process variations in device and interconnect","author":"boning","year":"2000","journal-title":"Design of High-Performance Microprocessors Circuits"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283898"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996712"},{"key":"5","first-page":"381","article-title":"Variational delay metrics for interconnect timing analysis","author":"agarwal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"4","first-page":"109","article-title":"reducing bus delay in sub-micron technology using coding","author":"sotiriadis","year":"2000","journal-title":"proceedings of IEEE Conference ASPDAC'01"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2005.108"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479695.pdf?arnumber=4479695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T18:12:15Z","timestamp":1489687935000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479695","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}