{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:15:04Z","timestamp":1730276104808,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479696","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T14:55:10Z","timestamp":1207148110000},"page":"47-52","source":"Crossref","is-referenced-by-count":2,"title":["Speed-Up of ASICs Derived from FPGAs by Transistor Network Synthesis Including Reordering"],"prefix":"10.1109","author":[{"given":"Tiago Muller Gil","family":"Cardoso","sequence":"first","affiliation":[]},{"given":"Felipe de Souza","family":"Marques","sequence":"additional","affiliation":[]},{"given":"Renato Perez","family":"Ribas","sequence":"additional","affiliation":[]},{"given":"Andre Inacio","family":"Reis","sequence":"additional","affiliation":[]},{"given":"Leomar Soares","family":"da Rosa","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853601"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232829"},{"year":"0","key":"17"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1150343.1150381"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.51"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/1016568.1016636"},{"key":"15","first-page":"782","author":"pileggi","year":"2003","journal-title":"Exploring regular fabrics to optimize the performance-cost trade-off"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.74"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228857"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382611"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"21"},{"year":"0","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1147\/rd.414.0515"},{"key":"2","first-page":"43","article-title":"fpga conversion gets more structured","volume":"1","author":"cleage","year":"2003","journal-title":"Electronics Systems and Software"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.466335"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817137"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.895248"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.489107"},{"year":"0","key":"5"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2008 9th International Symposium on Quality Electronic Design (ISQED '08)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479696.pdf?arnumber=4479696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,2,22]],"date-time":"2021-02-22T20:00:17Z","timestamp":1614024017000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4479696\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479696","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}