{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:09:08Z","timestamp":1729642148060,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479701","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T18:55:10Z","timestamp":1207162510000},"page":"74-77","source":"Crossref","is-referenced-by-count":1,"title":["Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths"],"prefix":"10.1109","author":[{"given":"Qian","family":"Ding","sequence":"first","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Hui","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Rong","family":"Luo","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"13","first-page":"663","article-title":"a neural netlist of ten combinational benchmark circuits and translator in fortran","author":"brglez","year":"1985","journal-title":"IEEE Int Symp Circuits and Systems"},{"key":"14","first-page":"201","volume":"299","author":"cao","year":"2000","journal-title":"New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.274"},{"key":"12","first-page":"574","author":"hu","year":"2003","journal-title":"Gain-Based Technology Mapping for Discrete-Size Cell Libraries"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2002.805402"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"10","first-page":"100","article-title":"cost-effective radiation hardening technique for logic circuits","author":"zhou","year":"2004","journal-title":"ICCAD"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"611","DOI":"10.1109\/ISQED.2006.82","article-title":"logic ser reduction through flipflop redesign","author":"joshi","year":"2006","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876104"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479701.pdf?arnumber=4479701","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,9]],"date-time":"2019-05-09T20:32:28Z","timestamp":1557433948000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479701\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479701","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}