{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:54:00Z","timestamp":1729648440240,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479731","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T14:55:10Z","timestamp":1207148110000},"page":"230-235","source":"Crossref","is-referenced-by-count":5,"title":["Enhancing the Testability of RTL Designs Using Efficiently Synthesized Assertions"],"prefix":"10.1109","author":[{"given":"Mohammad Reza","family":"Kakoee","sequence":"first","affiliation":[]},{"given":"Mohammad","family":"Riazati","sequence":"additional","affiliation":[]},{"given":"Siamak","family":"Mohammadi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/12.485368"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253673"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/92.863626"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed Signal VLSI Circuits","year":"2000","author":"bushnell","key":"13"},{"key":"14","first-page":"7","article-title":"on-line testing for vlsi - a compendium of approaches","volume":"12","author":"nicolaidis","year":"1988","journal-title":"JETTA Journal"},{"year":"0","key":"11"},{"journal-title":"Digital Design and Implementation with Field Programmable Devices","year":"2004","author":"navabi","key":"12"},{"journal-title":"Open Verification Library Manual ver 1 6","year":"0","author":"accellera","key":"3"},{"key":"2","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1007\/10722167_40","article-title":"focs: automatic generation of simulation checkers from formal specifications","author":"abarbanel","year":"2000","journal-title":"Computer Aided Verification"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2005.1487886"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2004.829175"},{"journal-title":"Assertion-Based Design","year":"2004","author":"foster","key":"7"},{"journal-title":"Language Reference Manual ver 1 1","year":"0","author":"accellera","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253710"},{"journal-title":"Writing Testbenches-Functional Verification of HDL Model","year":"2004","author":"bergeron","key":"4"},{"key":"9","first-page":"137","author":"rajesh venkatasubramanian","year":"2003","journal-title":"Low-Cost On-Line Fault Detection Using Control Flow Assertions"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.66"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479731.pdf?arnumber=4479731","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:15:50Z","timestamp":1497752150000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479731\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479731","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}