{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:37:01Z","timestamp":1729643821744,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479734","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T18:55:10Z","timestamp":1207162510000},"page":"246-253","source":"Crossref","is-referenced-by-count":1,"title":["Timing-Aware Multiple-Delay-Fault Diagnosis"],"prefix":"10.1109","author":[{"given":"Vishal J.","family":"Mehta","sequence":"first","affiliation":[]},{"given":"Malgorzata","family":"Marek-Sadowska","sequence":"additional","affiliation":[]},{"given":"Kun-Han","family":"Tsai","sequence":"additional","affiliation":[]},{"given":"Janusz","family":"Rajski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"timing-reasoning-based delay fault diagnosis","author":"yang","year":"2006","journal-title":"Proc of the DATE"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271092"},{"key":"18","article-title":"delay-fault diagnosis using timing information","volume":"24","author":"wang","year":"2005","journal-title":"IEEE Trans on CAD"},{"year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923414"},{"key":"14","article-title":"an adaptive path delay-fault diagnosis methodology","author":"padmanaban","year":"2004","journal-title":"Proc ISQED"},{"journal-title":"Layout and Parasitic Information for Iscas Circuits","year":"0","author":"lu","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.917588"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"3"},{"year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057708"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.46805"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470350"},{"key":"5","article-title":"a systematic approach for diagnosing multiple delay-faults","author":"ghosh-dastidar","year":"1998","journal-title":"IEEE International Symposium on DFT in VLSI Systems"},{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"4"},{"key":"9","article-title":"multiple-fault diagnosis based on single-fault activation and single-output observation","author":"lin","year":"2006","journal-title":"Proc of the DATE"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"kristic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479734.pdf?arnumber=4479734","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:15:52Z","timestamp":1497766552000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479734\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479734","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}