{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T09:29:30Z","timestamp":1725528570648},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479744","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T14:55:10Z","timestamp":1207148110000},"page":"301-304","source":"Crossref","is-referenced-by-count":0,"title":["Fast Timing Update under the Effect of IR Drop"],"prefix":"10.1109","author":[{"given":"Muzhou","family":"Shao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"576","DOI":"10.1145\/196244.196562","article-title":"a gate-delay model for high-speed cmos circuits","author":"dartu","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.969438"},{"key":"10","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1109\/ISVLSI.2005.44","author":"shao","year":"2005","journal-title":"IR drop and ground bounce awareness timing model Proceedings IEEE Computer Society Annual Symposium on VLSI"},{"key":"1","first-page":"64","author":"cho","year":"1999","journal-title":"Efficient modeling techniques for IR drop analysis in ASIC designs Proc Twelfth Annual IEEE International ASIC\/SOC Conference"},{"key":"7","first-page":"127","article-title":"a new layout-driven timing model for incremental layout optimization","author":"liu","year":"1997","journal-title":"Proc IEEE Asia South Pacific Design Automation Conf"},{"key":"6","article-title":"power supply network aware timing analysis","author":"kim","year":"2006","journal-title":"IEEE Design & Test of Computers"},{"key":"5","first-page":"706","author":"harizi","year":"2007","journal-title":"Efficient Modeling Techniques for Dynamic Voltage Drop Design Automation Conference 2007"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597115"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.285250"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479744.pdf?arnumber=4479744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:15:48Z","timestamp":1497752148000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479744","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}