{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:09:47Z","timestamp":1729634987165,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479769","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T18:55:10Z","timestamp":1207162510000},"page":"423-428","source":"Crossref","is-referenced-by-count":2,"title":["A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips"],"prefix":"10.1109","author":[{"given":"Nathaniel","family":"August","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"163","DOI":"10.1109\/EPEP.2003.1250023","article-title":"mixed signal validation of the intel(r) pentium(r) 4 microprocessor power-up sequence","volume":"2003","author":"pan","year":"2003","journal-title":"Electrical Performance of Electronic Packaging"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2006.283462"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2002.1179024"},{"journal-title":"SystemVerilog 3 1a Language Reference Manual Accellera's Extensions to Verilog","year":"2004","key":"7"},{"journal-title":"The Designer's Guide to Verilog-AMS","year":"2004","author":"kundert","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2004.1571804"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HDP.2007.4283634"},{"key":"9","first-page":"209","article-title":"wcomp: waveform comparison tool for mixed-signal validation regression in memory design","author":"peng","year":"2007","journal-title":"Design Automation Conference ASP-DAC '07"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-31275-7"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479769.pdf?arnumber=4479769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:15:52Z","timestamp":1497766552000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479769","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}