{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T02:13:56Z","timestamp":1783217636959,"version":"3.54.6"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479784","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T14:55:10Z","timestamp":1207148110000},"page":"492-497","source":"Crossref","is-referenced-by-count":5,"title":["Predictive Delay Evaluation on Emerging CMOS Technologies: A Simulation Framework"],"prefix":"10.1109","author":[{"given":"Manuel","family":"Sellier","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Michel","family":"Portal","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bertrand","family":"Borot","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Steve","family":"Colquhoun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Richard","family":"Ferrant","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fr","family":"Boeuf","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexis","family":"Farcy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","article-title":"impact of process parameters on circuit performance for the 32 nm technology node","author":"farcy","year":"2007","journal-title":"Proc of the Conference on Materials for Advanced Metallization (MAM)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/55.2058"},{"key":"1","year":"0"},{"key":"7","first-page":"182","article-title":"a universal predictive model for circuit performance assessment","author":"sellier","year":"2006","journal-title":"Proc of the 6th Symposium SiO2 Advanced Dielectrics and Related Devices"},{"key":"6","article-title":"using mastar as a pre-spice model generator for early technology assessment and circuit, simulation submitted to japanese","author":"boeuf","year":"0","journal-title":"Journal of Applied Physics"},{"key":"5","year":"0"},{"key":"4","year":"0"},{"key":"9","first-page":"325","author":"besling","year":"2004","journal-title":"Proc of the IEDM conference"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2000.871214"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","location":"San Jose, CA, USA","start":{"date-parts":[[2008,3,17]]},"end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479784.pdf?arnumber=4479784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T14:57:36Z","timestamp":1489676256000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479784","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}