{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:15:22Z","timestamp":1730276122181,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479790","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T18:55:10Z","timestamp":1207162510000},"page":"526-530","source":"Crossref","is-referenced-by-count":2,"title":["A Novel Cell-Based Heuristic Method for Leakage Reduction in Multi-Million Gate VLSI Designs"],"prefix":"10.1109","author":[{"given":"Sandeep","family":"Gupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaya","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhijit","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"283","article-title":"design methodology and optimization strategy for dual-vth scheme using commercially available tools","author":"hirabayashi","year":"2001","journal-title":"ISLPED"},{"key":"2","first-page":"430","article-title":"mixed-vth (mvt) cmos circuits design methodology for low power applications","author":"liqiong","year":"1999","journal-title":"Design Automation Conference"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2004.1434601"},{"key":"6","first-page":"227","article-title":"optimal assignment of high threshold voltage for synthesizing dual threshold cmos circuits","author":"nikhil","year":"2001","journal-title":"14th Int Conf VLSI Design"},{"key":"5","first-page":"18","article-title":"design and optimization of dual-threshold circuits for low-voltage low-power applications","volume":"7","author":"liqiong","year":"1999","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"4","first-page":"1880","article-title":"optimal vth assignment and buffer insertion for simultaneous leakage and glitch minimisation through integer linear programming (ilp)","volume":"2","author":"praveen","year":"2005","journal-title":"Midwest Symposium on Circuits and Signals"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479790.pdf?arnumber=4479790","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T22:17:22Z","timestamp":1489702642000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479790\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479790","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}