{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:19:30Z","timestamp":1729610370662,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479792","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T18:55:10Z","timestamp":1207162510000},"page":"537-542","source":"Crossref","is-referenced-by-count":10,"title":["Elastic Timing Scheme for Energy-Efficient and Robust Performance"],"prefix":"10.1109","author":[{"given":"Rupak","family":"Samanta","sequence":"first","affiliation":[]},{"given":"Ganesh","family":"Venkataraman","sequence":"additional","affiliation":[]},{"given":"Nimay","family":"Shah","sequence":"additional","affiliation":[]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"448","article-title":"A methodology to improve timing yield in the presence of process variations","author":"raj","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"2","first-page":"331","article-title":"First-order incremental block-based statistical timing analysis","author":"visweswariah","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382649"},{"key":"1","first-page":"1467","article-title":"statistical timing analysis under spatial correlations","volume":"24","author":"chang","year":"2005","journal-title":"TCAD"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817120"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810053"},{"key":"4","first-page":"309","article-title":"an efficient algorithm for statistical minimization of total power under timing yield constraints","author":"mani","year":"2005","journal-title":"DAC"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.102"},{"key":"8","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1145\/1013235.1013287","article-title":"A New Algorithm for Improved VDD Assignment in Low Power Dual VDD Systems","author":"kulkarni","year":"2004","journal-title":"Proceedings of the 2004 International Symposium on Low Power Electronics and Design LPE"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479792.pdf?arnumber=4479792","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,7]],"date-time":"2021-09-07T02:26:29Z","timestamp":1630981589000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479792\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479792","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}