{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T10:03:00Z","timestamp":1725616980667},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479806","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T14:55:10Z","timestamp":1207148110000},"page":"604-607","source":"Crossref","is-referenced-by-count":7,"title":["An Implementation of Performance-Driven Block and I\/O Placement for Chip-Package Codesign"],"prefix":"10.1109","author":[{"given":"Ming-Fang","family":"Lai","sequence":"first","affiliation":[]},{"given":"Hung-Ming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1997.617019"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634848"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594683"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MCMC.1997.569337"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594684"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852632"},{"key":"2","first-page":"307","article-title":"fractical cut: improved recursive bisection placement","author":"agnihotri","year":"2003","journal-title":"Proceedings IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"1","first-page":"311","article-title":"on whitespace in mixed-size placement and physical synthesis","author":"adya","year":"2003","journal-title":"Proceedings IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"10","first-page":"245","article-title":"i\/o buffer placement methodology for asics","author":"kozhaya","year":"2001","journal-title":"Proc IEEE Int Conf Electronics Circuits and Systems"},{"key":"7","article-title":"block and input\/output buffer placement for skew\/delay minimization in flip-chip design","author":"faradaycorp","year":"2003","journal-title":"Taiwan IC\/CAD Contest"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347978"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055177"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"key":"9","first-page":"1449","article-title":"effect of organic package core via pitch reduction on power distribution performance","author":"jean","year":"2004","journal-title":"40th Conference Proceedings on Electronic Components and Technology"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MCMC.1997.569356"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479806.pdf?arnumber=4479806","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T18:15:35Z","timestamp":1489688135000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479806\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479806","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}