{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:47:21Z","timestamp":1725763641013},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479810","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T14:55:10Z","timestamp":1207148110000},"page":"627-632","source":"Crossref","is-referenced-by-count":7,"title":["Accelerating Clock Mesh Simulation Using Matrix-Level Macromodels and Dynamic Time Step Rounding"],"prefix":"10.1109","author":[{"given":"Xiaoji","family":"Ye","sequence":"first","affiliation":[]},{"given":"Min","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Rajendran","family":"Panda","sequence":"additional","affiliation":[]},{"given":"Peng","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1137\/S0895479897321076"},{"key":"15","doi-asserted-by":"crossref","first-page":"395","DOI":"10.1109\/DAC.2002.1012657","article-title":"modeling and analysis of regular symmetrically structured power\/ground distribution networks","author":"zheng","year":"2002","journal-title":"Proc IEEE\/ACM Design Automation Conf"},{"journal-title":"Sparse Matrix Techniques in Circuit Analysis Simulation and Design","year":"1986","author":"kundert","key":"16"},{"journal-title":"Electronic Circuit and System Simulation Methods","year":"1995","author":"pillage","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896465"},{"key":"11","article-title":"analysis of large clock meshes via harmonic-weighted model order reduction and port sliding","author":"ye","year":"2007","journal-title":"Proc IEEE\/ACM Int Conf CAD"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.980256"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.45867"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992977"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560197"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382548"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.712097"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470349"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/43.384428"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146978"},{"key":"8","article-title":"an efficient method for terminal reduction of interconnect circuits considering delay variations","author":"liu","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf CAD"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479810.pdf?arnumber=4479810","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:15:50Z","timestamp":1497752150000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479810\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479810","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}