{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:45:53Z","timestamp":1729608353472,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479812","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T18:55:10Z","timestamp":1207162510000},"page":"637-642","source":"Crossref","is-referenced-by-count":6,"title":["2D Decomposition Sequential Equivalence Checking of System Level and RTL Descriptions"],"prefix":"10.1109","author":[{"given":"Dan","family":"Zhu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Si-kun","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Viterbi decoder coprocessor in the drm application soc","year":"2006","author":"tu","key":"13"},{"journal-title":"Texas 97 benchmarks","year":"0","key":"14"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45657-0_40","article-title":"cvc: a cooperating validity checker","author":"stump","year":"2002","journal-title":"Conf on Computer-Aided Verification"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.180261"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012606"},{"journal-title":"Full-day tutorial Sequential equivalence checking","year":"2006","author":"mathur","key":"2"},{"key":"1","first-page":"4","volume":"18","author":"pixley","year":"2001","journal-title":"Formal verification of commercial integrated circuits"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/358557.358577"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382544"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1016\/S0065-2458(03)58003-2","article-title":"bounded model checking","volume":"58","author":"biere","year":"2003","journal-title":"Advances in Computers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775928"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147178"},{"key":"9","first-page":"456","author":"berman","year":"1989","journal-title":"Functional comparison of logic designs for vlsi circuits"},{"key":"8","first-page":"71","author":"vasudevan","year":"2006","journal-title":"Automatic decomposition for sequential equivalence checking of system level and rtl descriptions"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479812.pdf?arnumber=4479812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:15:50Z","timestamp":1497766550000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479812","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}