{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:02:54Z","timestamp":1729645374356,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479822","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T14:55:10Z","timestamp":1207148110000},"page":"697-701","source":"Crossref","is-referenced-by-count":0,"title":["Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar"],"prefix":"10.1109","author":[{"given":"Rajat Subhra","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1063\/1.1417516"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1063\/1.1823026"},{"key":"15","doi-asserted-by":"crossref","first-page":"1317","DOI":"10.1126\/science.1065824","article-title":"logic circuits with carbon nanotube transistors","author":"bachtold","year":"2001","journal-title":"Science"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1021\/nl025875l"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808508"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/15\/8\/003"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.869684"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2006.869684"},{"key":"21","article-title":"digital integrated circuits: a design perspective","author":"rabaey","year":"2003","journal-title":"Prentice Hall"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"key":"22","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1007\/BF02108186","article-title":"self-timed logic using current-sensing completion detection","author":"dean","year":"1994","journal-title":"J VLSI Signal Process"},{"journal-title":"The \"Predictive Technology Model\"","year":"0","key":"23"},{"year":"0","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/43.184841"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1999.777294"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2005.3"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.820804"},{"key":"10","doi-asserted-by":"crossref","first-page":"1183","DOI":"10.1007\/s00339-004-3154-4","article-title":"nanoelctronic architectures","volume":"80","author":"snider","year":"2005","journal-title":"Applied Physics A"},{"key":"1","first-page":"178","article-title":"nanofabrics: spatial computing using molecular electronics","author":"goldstein","year":"2001","journal-title":"ISCA"},{"key":"7","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1126\/science.289.5476.94","article-title":"carbon nanotube-based nonvolatile random access memory for molecular computing","volume":"289","author":"rueckes","year":"2001","journal-title":"Science"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1063\/1.1559439"},{"key":"5","doi-asserted-by":"crossref","first-page":"391","DOI":"10.1126\/science.285.5426.391","article-title":"electronically configurable molecular-based logic gates","volume":"285","author":"collier","year":"1999","journal-title":"Science"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2002.804744"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1038\/35051047"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1126\/science.1066192","article-title":"logic gates and computation from assembled nanowire building blocks","author":"huang","year":"2001","journal-title":"Science"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479822.pdf?arnumber=4479822","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T02:15:51Z","timestamp":1497752151000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479822\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479822","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}