{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:39:54Z","timestamp":1725413994139},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479827","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T14:55:10Z","timestamp":1207148110000},"page":"724-729","source":"Crossref","is-referenced-by-count":3,"title":["Investigating the Impact of Fill Metal on Crosstalk-Induced Delay and Noise"],"prefix":"10.1109","author":[{"given":"Arthur","family":"Nieuwoudt","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jamil","family":"Kawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yehia","family":"Massoud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560199"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810800"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855281"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358028"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842798"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.11"},{"key":"12","first-page":"373","article-title":"investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling","author":"lee","year":"2003","journal-title":"Proc ISQED"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196111"},{"key":"2","first-page":"133","article-title":"a layout dependent full-chip copper electroplating topography model","author":"luo","year":"2005","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320844"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.126"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/16.661228"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233639"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.931037"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357783"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.47"},{"key":"8","first-page":"485","article-title":"efficient capacitance extraction method for interconnects with dummy fills","author":"kurokawa","year":"2004","journal-title":"Proc IEEE CICC"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479827.pdf?arnumber=4479827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:49:54Z","timestamp":1489686594000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479827","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}