{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:34:09Z","timestamp":1725654849345},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479832","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T18:55:10Z","timestamp":1207162510000},"page":"750-756","source":"Crossref","is-referenced-by-count":7,"title":["Runtime Validation of Transactional Memory Systems"],"prefix":"10.1109","author":[{"given":"Kaiyu","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Priyadarsan","family":"Patra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.29"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545229","article-title":"safetynet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery","author":"sorin","year":"2002","journal-title":"Int Symp Comput Architect"},{"key":"16","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859633"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658657"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006710","article-title":"tsotool: a program for verifying memory systems using the memory consistency model","author":"hangal","year":"2004","journal-title":"31st International Symposium on Computer Architecture"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152177"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968591"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/42190.42277"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"5","article-title":"a new vision for scalable verification","author":"bailey","year":"2004","journal-title":"EE Times"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/2.546611"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1237997"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479832.pdf?arnumber=4479832","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,17]],"date-time":"2023-05-17T11:58:16Z","timestamp":1684324696000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479832\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479832","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}