{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T23:18:27Z","timestamp":1773098307121,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479838","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T18:55:10Z","timestamp":1207162510000},"page":"784-789","source":"Crossref","is-referenced-by-count":33,"title":["A Basis for Formal Robustness Checking"],"prefix":"10.1109","author":[{"given":"Goerschwin","family":"Fey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","year":"0"},{"key":"14","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/TCAD.2005.853696","article-title":"gate sizing to radiation harden combinational logic","volume":"25","author":"zhou","year":"2006","journal-title":"IEEE Trans on CAD"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337569"},{"key":"12","first-page":"50","article-title":"automatic fault localization for property checking","volume":"4383","author":"staber","year":"2006","journal-title":"LNCS"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/368273.368557"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/800157.805047"},{"key":"1","first-page":"261","article-title":"an fpga-based approach for speeding-up fault injection campaigns on safety-critical circuits. jour. of electronic testing","volume":"18","author":"civera","year":"2002","journal-title":"Theory and Applications"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882592"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TAI.1996.560789"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.8"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244062"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.180261"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","location":"San Jose, CA, USA","start":{"date-parts":[[2008,3,17]]},"end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479838.pdf?arnumber=4479838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:15:48Z","timestamp":1497766548000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479838\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479838","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}