{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:33:02Z","timestamp":1725442382829},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,3]]},"DOI":"10.1109\/isqed.2008.4479840","type":"proceedings-article","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T18:55:10Z","timestamp":1207162510000},"page":"798-803","source":"Crossref","is-referenced-by-count":2,"title":["Partitioning for Selective Flip-Flop Redundancy in Sequential Circuits"],"prefix":"10.1109","author":[{"given":"Uthman","family":"Alsaiari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Resve","family":"Saleh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Testing Semiconductor Memories - Theory and Practice","year":"1996","author":"van de goor","key":"3"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuit","year":"2000","author":"bushnell","key":"2"},{"article-title":"sis: a system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"10"},{"year":"2001","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.122"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515756"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2000.869356"},{"key":"4","doi-asserted-by":"crossref","first-page":"622","DOI":"10.1145\/37888.37986","article-title":"on yield consideration for the design of redundant programmable logic arrays","author":"wey","year":"1987","journal-title":"24th ACM\/IEEE Design Automation Conference"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"9"},{"key":"8","article-title":"introduction to semiconductor device yield modeling","author":"ferris-prabhu","year":"1992","journal-title":"ser Artech House materials science library"},{"key":"11","article-title":"iterative computer algorithms with applications in engineering: solving combinatorial optimization problems","author":"sait","year":"1999","journal-title":"IEEE Computer Society Press"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299585"}],"event":{"name":"2008 9th International Symposium of Quality of Electronic Design (ISQED)","start":{"date-parts":[[2008,3,17]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2008,3,19]]}},"container-title":["9th International Symposium on Quality Electronic Design (isqed 2008)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4479672\/4479673\/04479840.pdf?arnumber=4479840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:15:51Z","timestamp":1497766551000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4479840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/isqed.2008.4479840","relation":{},"subject":[],"published":{"date-parts":[[2008,3]]}}}