{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:47Z","timestamp":1759147487349},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810263","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"13-18","source":"Crossref","is-referenced-by-count":9,"title":["NBTI-aware statistical circuit delay assessment"],"prefix":"10.1109","author":[{"given":"Balaji","family":"Vaidyanathan","sequence":"first","affiliation":[]},{"given":"Anthony S.","family":"Oates","sequence":"additional","affiliation":[]},{"family":"Yuan Xie","sequence":"additional","affiliation":[]},{"family":"Yu Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2005.1452231"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.881332"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2008.2002351"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558858"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"6","first-page":"735","article-title":"an efficient method to identify critical gates under circuit aging","author":"wang","year":"2007","journal-title":"IEEE Int Conf Computer-Aided Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.902883"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4559018"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917502"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810263.pdf?arnumber=4810263","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T18:49:19Z","timestamp":1489776559000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810263\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810263","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}