{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:57:56Z","timestamp":1761580676830,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810264","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"19-26","source":"Crossref","is-referenced-by-count":57,"title":["On the efficacy of input Vector Control to mitigate NBTI effects and leakage power"],"prefix":"10.1109","author":[{"given":"Yu","family":"Wang","sequence":"first","affiliation":[]},{"given":"Xiaoming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Wenping","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Varsha","family":"Balakrishnan","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"117","article-title":"three methods for determining pareto-optimal solutions of multiple-objective problems","author":"lin","year":"1975","journal-title":"Directions in Large-scale Systems"},{"key":"17","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/TVLSI.2005.863747","article-title":"a combined gate replacement and input vector control approach for leakage current reduction","volume":"14","author":"yuan","year":"2006","journal-title":"IEEE Trans on Very Large Scale Integration (VLSI) Systems"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"15","first-page":"370","article-title":"nbti-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"Proc DAC"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244119"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"11","doi-asserted-by":"crossref","first-page":"364","DOI":"10.1145\/1278480.1278573","article-title":"The Impact of NBTI on the Performance of Combinational and Sequential Circuits","author":"wenping wang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364650"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"},{"key":"20","first-page":"735","article-title":"an efficient method to identify critical gates under circuit aging","author":"wang","year":"2007","journal-title":"ICCAD 2007"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419068"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419069"},{"key":"25","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1145\/775832.775878","article-title":"analysis and minimization techniques for total leakage considering gate oxide leakage","author":"lee","year":"2003","journal-title":"Proc of Design Automation Conference"},{"journal-title":"Nangate open cell library","year":"0","key":"26"},{"journal-title":"Predictive Technology Model (PTM)","year":"0","key":"27"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229329"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1063\/1.1567461"},{"key":"10","article-title":"an analytical model for negative bias temperature instability","author":"kumar","year":"2006","journal-title":"Proc IEEE\/ACM ICCAD"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.02.001"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175890"},{"key":"4","doi-asserted-by":"crossref","first-page":"277","DOI":"10.1109\/VTS.2007.22","article-title":"circuit failure prediction and its application to transistor aging","author":"agarwal","year":"2007","journal-title":"VLSI Test Symposium 2007 25th IEEE"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852523"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405783"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810264.pdf?arnumber=4810264","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,3]],"date-time":"2021-10-03T23:49:38Z","timestamp":1633304978000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810264\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810264","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}