{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T08:15:33Z","timestamp":1730276133102,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810268","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"47-54","source":"Crossref","is-referenced-by-count":6,"title":["A PVT aware accurate statistical logic library for high-\u03ba metal-gate nano-CMOS"],"prefix":"10.1109","author":[{"given":"Dhruva","family":"Ghai","sequence":"first","affiliation":[]},{"given":"Saraju P.","family":"Mohanty","sequence":"additional","affiliation":[]},{"given":"Elias","family":"Kougianos","sequence":"additional","affiliation":[]},{"given":"Priyadarsan","family":"Patra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5049-8"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070108"},{"journal-title":"Leakage in Nanometer CMOS Technologies","year":"2005","author":"narendra","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/16.333844"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380819"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2003.1231970"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1049\/el:20082596"},{"journal-title":"Si2 Releases Open 45nm Library","year":"0","key":"3"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"journal-title":"Matching Properties of Deep Sub-Micron Transistors","year":"2005","author":"croon","key":"10"},{"key":"7","first-page":"75","author":"borkar","year":"2004","journal-title":"Proceedings of the Design Automation Conference"},{"key":"6","first-page":"814","article-title":"process variation tolerant standard cell library development using reduced dimension statisticalmodeling and optimization techniques","author":"basu","year":"2008","journal-title":"Proc IEEE International Symposium on Quality Electronic Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313282"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"9","first-page":"124","article-title":"gate dielectric scaling for high-performance cmos: from sio2 to high-k","author":"chau","year":"2003","journal-title":"Proceedings of the International Workshop on Gate Insulator"},{"key":"8","first-page":"932","article-title":"off-state leakage currents of mosfets with high-k dielectrics","volume":"41","author":"chang","year":"2002","journal-title":"Journal of the Korean Physical Society"}],"event":{"name":"2009 10th International Symposium on Quality Electronic Design (ISQED 2009)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810268.pdf?arnumber=4810268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T17:20:34Z","timestamp":1619198434000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4810268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810268","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}