{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:13:30Z","timestamp":1729617210704,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810269","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T14:50:11Z","timestamp":1238770211000},"page":"55-61","source":"Crossref","is-referenced-by-count":0,"title":["A general piece-wise nonlinear library modeling format and size reduction technique for gate-level timing, SI, power, and variation analysis"],"prefix":"10.1109","author":[{"given":"Xin","family":"Wang","sequence":"first","affiliation":[]},{"given":"Alireza","family":"Kasnavi","sequence":"additional","affiliation":[]},{"given":"Harold","family":"Levy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.835136"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479697"},{"key":"18","doi-asserted-by":"crossref","first-page":"654","DOI":"10.1109\/ISQED.2005.16","article-title":"an interconnect insensitive linear time-varying driver model for static timing analysis","author":"tsai","year":"2005","journal-title":"IEEE Int Symp Quality Electronic Design"},{"key":"15","first-page":"363","article-title":"waveform independent gate models for accurate timing analysis","author":"li","year":"2005","journal-title":"Proc ICCD"},{"key":"16","first-page":"247","article-title":"a multi-port current source model for multiple-input switching effects in cmos library cells","author":"amin","year":"2006","journal-title":"Proc of DAC"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219030"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382562"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159686"},{"journal-title":"Advanced Waveform Models for the Nano-Meter Regime","year":"2003","author":"nassif","key":"12"},{"journal-title":"CCS White Papers","year":"0","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146975"},{"year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.506141"},{"key":"10","article-title":"scalable delay model for logic and physical synthesis","volume":"7","author":"wang","year":"1999","journal-title":"The 16th IFIP World Computer Congress ICDA August 2000 on VLSI Systems"},{"key":"7","first-page":"385","author":"cormen","year":"2001","journal-title":"Introduction to Algorithms"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1977.1055714"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479698"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597169"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270225"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810269.pdf?arnumber=4810269","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T14:34:32Z","timestamp":1497796472000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810269\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810269","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}