{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,12]],"date-time":"2025-09-12T19:03:16Z","timestamp":1757703796008},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810270","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"62-67","source":"Crossref","is-referenced-by-count":7,"title":["Leakage optimization using transistor-level dual threshold voltage cell library"],"prefix":"10.1109","author":[{"given":"Chandra S.","family":"Nagarajan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lin","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Qu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Barbara G.","family":"Stamps","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"17"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309974"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.687996"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/43.986424"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277179"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781356"},{"key":"12","first-page":"783","article-title":"Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844304"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.13"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821546"},{"key":"10","doi-asserted-by":"crossref","first-page":"278","DOI":"10.1145\/1016568.1016641","article-title":"low power gate-level design with mixed-vth (mvt) techniques, in","author":"sill","year":"2004","journal-title":"ACM Proc SBCCI"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"5","first-page":"797","article-title":"minimizing leakage power in sequential circuits by using mixed vt flip-flop","author":"kim","year":"2007","journal-title":"Proc of ICCAD"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167561"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146943"},{"key":"8","article-title":"leakage issues in ic design: trends, estimation and avoidance","author":"narendra","year":"2003","journal-title":"Proc of ICCAD"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810270.pdf?arnumber=4810270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T19:02:23Z","timestamp":1684954943000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810270\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810270","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}