{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T18:18:09Z","timestamp":1725733089829},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810274","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"86-90","source":"Crossref","is-referenced-by-count":18,"title":["Architecture design exploration of three-dimensional (3D) integrated DRAM"],"prefix":"10.1109","author":[{"given":"Rakesh","family":"Anigundi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongbin","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Qiang","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"Rose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Fault-tolerance and reliability techniques for high-density random-access memories","year":"2002","author":"chakraborty","key":"15"},{"key":"16","first-page":"175","article-title":"defect analysis system speeds test and repair of redundant memories","author":"tarr","year":"1984","journal-title":"Electronics"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1145\/1168857.1168873","article-title":"picoserver: using 3d stacking technology to enable a compact energy efficient chip multiprocessor","author":"kgil","year":"2006","journal-title":"Proc Architectural Support for Programming Languages and Operating Systems"},{"journal-title":"An integrated cache and memory access time cycle time area leakage and dynamic power model","year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"1","first-page":"25","article-title":"3d integration: why, what, who, when?","author":"lu","year":"2007","journal-title":"Future Fab International"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/1-84628-235-7_33"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873616"},{"article-title":"cacti 5","year":"2007","author":"thoziyoor","key":"5"},{"journal-title":"Tezzaron Semiconductors 3D Stacked DRAM","year":"2008","key":"4"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810274.pdf?arnumber=4810274","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T10:42:04Z","timestamp":1710240124000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810274\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810274","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}