{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:12:49Z","timestamp":1725383569912},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810277","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"103-106","source":"Crossref","is-referenced-by-count":2,"title":["An enhanced topology for reliability of a high performance 3.3V I\/O buffer in a single-well bulk CMOS 1.8v-oxide low voltage process"],"prefix":"10.1109","author":[{"given":"Karthik","family":"Rajagopal","sequence":"first","affiliation":[]},{"family":"Aatmesh","sequence":"additional","affiliation":[]},{"given":"Vinod","family":"Menezes","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.805750"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197816"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/4.508215"},{"article-title":"ddr2 sdram specification","year":"2004","author":"jedec standard","key":"15"},{"article-title":"double data rate sdram specification","year":"2003","author":"jedec standard","key":"16"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568648"},{"year":"0","key":"11"},{"year":"0","key":"12"},{"journal-title":"Basic ESD and I\/O Design","year":"0","author":"dabral","key":"21"},{"year":"0","key":"3"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/16.936703"},{"year":"0","key":"2"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.799854"},{"year":"0","key":"7"},{"article-title":"stub series terminated logic for 1.8volts (sstl-18)","year":"2003","author":"jedec standard","key":"6"},{"year":"0","key":"5"},{"year":"2005","key":"4","article-title":"mmca 4.1"},{"key":"9","first-page":"83","author":"fukai","year":"2003","journal-title":"A 65 nm-node CMOS technology with highly reliable triple gate oxide suitable for power-considered system-on-a-chip"},{"year":"0","key":"8"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810277.pdf?arnumber=4810277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T03:34:19Z","timestamp":1489808059000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810277","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}