{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T00:34:25Z","timestamp":1725669265249},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810282","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"127-134","source":"Crossref","is-referenced-by-count":16,"title":["Revisiting the linear programming framework for leakage power vs. performance optimization"],"prefix":"10.1109","author":[{"given":"Kwangok","family":"Jeong","sequence":"first","affiliation":[]},{"given":"Andrew B.","family":"Kahng","sequence":"additional","affiliation":[]},{"given":"Hailong","family":"Yao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"352","article-title":"total power optimization combining placement, sizing and multi-vththrough slack distribution management","author":"luo","year":"2008","journal-title":"Proc IEEE\/ACM Asia and South Paci-c Design Automation Conf"},{"year":"0","journal-title":"Synopsys PrimeTime http \/\/www","key":"35"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/43.663823"},{"year":"0","journal-title":"Synopsys Astro","key":"36"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/TCAD.2008.917585"},{"year":"0","key":"33"},{"key":"15","article-title":"lartte: a posynomial-based lagrangian relaxation tuning tool for fast and effective gate-sizing and multiple vt assignment","author":"chou","year":"2004","journal-title":"Workshop on Synthesis and System Integration of Mixed Technologies"},{"year":"0","author":"blaze","key":"34"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/ICCAD.2002.1167564"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/LPE.2003.1231853"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/DAC.1999.781356"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/92.924061"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/92.736125"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/4.839927"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/LPE.2005.195505"},{"doi-asserted-by":"publisher","key":"22","DOI":"10.1109\/CICC.2001.929730"},{"key":"23","doi-asserted-by":"crossref","first-page":"310","DOI":"10.1109\/ICCD.2002.1106787","article-title":"low-power, high-speed cmos vlsi design","author":"kuroda","year":"2002","journal-title":"Proc IEEE Int Conf Computer Design"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/ASPDAC.2003.1195048"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1109\/ICCD.2000.878290"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1145\/1391469.1391600"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/DAC.1996.545678"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/ISQED.2006.72"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1109\/43.365122"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/43.248073"},{"key":"2","first-page":"326","article-title":"tilos: a posynomial programming approach to transistor-sizing","author":"fishburn","year":"1985","journal-title":"Proc IEEE\/ACM International Conf on Computer-Aided Design"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/TCSI.2008.920087"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TCAD.2005.857313"},{"year":"0","key":"30"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1287\/opre.1050.0254"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/329458.329473"},{"year":"0","journal-title":"Synopsys Design Compiler http \/\/www","key":"32"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/43.771182"},{"year":"0","key":"31"},{"year":"0","key":"4"},{"key":"9","first-page":"783","article-title":"Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/TCAD.2004.826551"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810282.pdf?arnumber=4810282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T18:34:33Z","timestamp":1497810873000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810282","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}