{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T08:38:17Z","timestamp":1725698297065},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810290","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"179-184","source":"Crossref","is-referenced-by-count":6,"title":["Yield evaluation of analog placement with arbitrary capacitor ratio"],"prefix":"10.1109","author":[{"family":"Jwu-E Chen","sequence":"first","affiliation":[]},{"family":"Pei-Wen Luo","sequence":"additional","affiliation":[]},{"family":"Chin-Long Wey","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"2999","DOI":"10.1109\/ISCAS.2005.1465258","article-title":"optimal two-dimension common centroid layout automation for mos transistor unit-circuit","author":"long","year":"2005","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"2","first-page":"143","article-title":"evaluation of capacitance ratios in automated accurate cmmon-centroid capacitance arrays","author":"khalil","year":"2005","journal-title":"Proc IEEE 6th ISQED"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.34100"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.284714"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.488007"},{"key":"6","first-page":"579","article-title":"analog placement with common centroid constraints","author":"ma","year":"2007","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design"},{"year":"0","key":"5"},{"key":"4","first-page":"576","article-title":"automatic generation of common-centroid arrays with arbitrary capacitance ratio","author":"sayed","year":"2002","journal-title":"Proc Design Automation Test Europe Conf Exhibition"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006139"},{"journal-title":"The Art of Analog Layout","year":"2000","author":"hastings","key":"8"},{"journal-title":"Design solutions for the interconnection parasitic effects in deep submicron technologies","year":"0","author":"baldi","key":"11"}],"event":{"name":"2009 10th International Symposium on Quality Electronic Design (ISQED 2009)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810290.pdf?arnumber=4810290","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,2,10]],"date-time":"2021-02-10T15:18:04Z","timestamp":1612970284000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4810290\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810290","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}