{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:41Z","timestamp":1759147481498,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/isqed.2009.4810296","type":"proceedings-article","created":{"date-parts":[[2009,4,3]],"date-time":"2009-04-03T18:50:11Z","timestamp":1238784611000},"page":"213-219","source":"Crossref","is-referenced-by-count":14,"title":["Estimation and optimization of reliability of noisy digital circuits"],"prefix":"10.1109","author":[{"given":"Satish","family":"Sivaswamy","sequence":"first","affiliation":[]},{"given":"Kia","family":"Bazargan","sequence":"additional","affiliation":[]},{"given":"Marc","family":"Riedel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","first-page":"313","DOI":"10.1049\/ip-cds:19960706","article-title":"graph-theoretic algorithm for finding maximal supergates in combinational logic circuits","volume":"143","author":"min","year":"1996","journal-title":"Circuits Devices and Systems IEE Proceedings-"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/12.795224"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-005-5344-5"},{"key":"11","doi-asserted-by":"crossref","first-page":"734","DOI":"10.1145\/196244.196629","article-title":"improving the accuracy of circuit activity measurement","author":"kapoor","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217601"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229323"},{"key":"2","article-title":"a model for transient faults in logic circuits","author":"hayes","year":"2006","journal-title":"International Workshop on Design and Test"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1109\/ASAP.2005.36","article-title":"faults, error bounds and reliability of nanoelectronic circuits","author":"han","year":"2005","journal-title":"Proc Int Conf Application-specific Systems Architectures and Processors"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/43.137524"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.95"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988980"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.30854"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/92.335013"}],"event":{"name":"2009 10th International Symposium on Quality of Electronic Design (ISQED)","start":{"date-parts":[[2009,3,16]]},"location":"San Jose, CA, USA","end":{"date-parts":[[2009,3,18]]}},"container-title":["2009 10th International Symposium on Quality of Electronic Design"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4804412\/4810250\/04810296.pdf?arnumber=4810296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T09:26:05Z","timestamp":1558257965000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4810296\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/isqed.2009.4810296","relation":{},"subject":[],"published":{"date-parts":[[2009,3]]}}}